

Contents lists available at ScienceDirect

# Solid State Electronics



journal homepage: www.elsevier.com/locate/sse

# Low-frequency noise characterization of positive bias stress effect on the spatial distribution of trap in $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FinFET

Hagyoul Bae<sup>a,1</sup>, Geon Bum Lee<sup>c,1</sup>, Jaewook Yoo<sup>a</sup>, Khwang-Sun Lee<sup>b</sup>, Ja-Yun Ku<sup>b</sup>, Kihyun Kim<sup>a</sup>, Jungsik Kim<sup>d</sup>, Peide D. Ye<sup>e</sup>, Jun-Young Park<sup>b,\*</sup>, Yang-Kyu Choi<sup>c,\*</sup>

<sup>a</sup> Department of Electronic Engineering, Jeonbuk National University, Jeonju 54896, Republic of Korea

<sup>b</sup> School of Electronics Engineering, Chungbuk National University, Cheongju 28644, Republic of Korea

<sup>c</sup> School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon 34141, Republic of Korea

<sup>d</sup> Department of Electrical Engineering, Gyeongsang National University, Jinju 52828, Republic of Korea

<sup>e</sup> School of Electrical and Computer Engineering, Purdue University, West Lafayette 47907, USA

#### ARTICLE INFO

Keywords:  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET Wide bandgap Power device Oxide traps Carrier number fluctuation Low-frequency noise

# ABSTRACT

The reliability of a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thin-film field-effect transistor is investigated under positive-bias stress (PBS). The transistor has a tri-gate structure with a gate dielectric of Al<sub>2</sub>O<sub>3</sub>. By characterizing low-frequency noise (LFN), the spatial distribution of trap in the gate dielectric was quantitatively extracted. The measured power spectral density (PSD) followed a 1/f-shape due to trapping and de-trapping of the channel carriers to and from the gate dielectric. Notably, the vertical distribution of the traps perpendicular to the interface of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub> was mapped

## 1. Introduction

Beta-gallium oxide ( $\beta$ -Ga<sub>2</sub>O<sub>3</sub>) is a promising candidate for next generation power devices due to its wide energy bandgap ( $E_{\rm G}$ ) of 4.8 eV and high breakdown electric field ( $E_{BD}$ ) of 8 MV/cm compared with SiC and GaN materials [1–6]. Unlike the conventional Schottky gate structures, i.e., GaN high-electron mobility transistors (HEMTs), the instability of a gate dielectric on a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> channel, which is related to traps in the gate dielectric, can be an obstacle to achieving high  $E_{\rm BD}$  and suppressing gate leakage current ( $I_G$ ). Extraction of the dielectric traps is thus important for long-term and reliable operations. Thus far, several meaningful investigations of the reliability issues in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs have been reported [7–10]. When the temperature of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET was increased, off-state current  $(I_{off})$  and sub-threshold slope (SS) increased, and on-state current (Ion) decreased compared to before the room temperature (RT) by analyzing the transfer curve characterization [3]. However, a quantitative investigation of the spatial distribution of oxide and interface traps in the gate dielectric of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs has not been reported yet. Meanwhile, an analysis of low-frequency noise (LFN) is a powerful characterization technique for studying the carrier transport properties and evaluating the quality of gate dielectrics [11–17]. floating body, because it characterizes the drain current ( $I_{DS}$ ) rather than the body current ( $I_B$ ). Unlike the conventional charge pumping technique to extract traps near the interface of the gate dielectric-to-channel via the  $I_B$ , the LFN technique is advantageous to profile the spatial distribution of traps ( $N_T$ ) inside the bulk of the gate dielectric [18,19]. This work quantitatively investigated the spatial distribution of  $N_T$  in a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET with a tri-gate structure and a gate dielectric of Al<sub>2</sub>O<sub>3</sub>. The nominal dimensions of the fabricated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET are a channel width ( $W_{CH}$ ) of 50 nm, a gate length ( $L_G$ ) of 1 µm, and a channel height ( $H_{CH}$ ) of 100 nm. The vertical distribution of the  $N_T$  perpendicular to the interface of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-to-Al<sub>2</sub>O<sub>3</sub> was profiled for various  $V_G$  through the LFN and DC I-V. The cases before and after positive-bias stress (PBS) were then compared. Whereas the  $N_T$  prior to the PBS was uniformly distributed, that after the PBS was spatially varied.

Furthermore, the LFN analysis is applicable even to a MOSFET with a

# 2. Device fabrication and measurement

For the fabrication of the tri-gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs, a thin (100)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nano-membrane doped by Sn with a doping concentration of 2.7 × 10<sup>18</sup> cm<sup>-3</sup> was transferred from the bulk  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate onto a p<sup>+</sup> Si wafer

\* Corresponding authors.

<sup>1</sup> These authors equally contributed to this work.

https://doi.org/10.1016/j.sse.2024.108882 Received 18 April 2023: Received in revised for

Received 18 April 2023; Received in revised form 20 January 2024; Accepted 12 February 2024 Available online 15 February 2024 0038-1101/© 2024 Elsevier Ltd. All rights reserved.

E-mail addresses: junyoung@cbnu.ac.kr (J.-Y. Park), ykchoi@ee.kaist.ac.kr (Y.-K. Choi).

with a 270 nm thick SiO<sub>2</sub> layer. It was delineated by a 1st electron beam (e-beam) lithography step and patterned by subsequent dry-etching for a channel [20,21]. Afterwards, the source (S) and the drain (D) regions were defined by following three steps: 2nd e-beam lithography, metal deposition, and a lift-off process. For the S/D metals, Ti, Al, and Au, were sequentially deposited with respective thickness of 15 nm, 60 nm, and 50 nm. Thereafter, Al<sub>2</sub>O<sub>3</sub> was deposited by atomic layer deposition (ALD) for a gate dielectric. Lastly, Ni and Au with a thickness of 50 nm and 80 nm, respectively, were deposited by an e-beam evaporator and patterned by a 3rd e-beam lithography step and etching for a gate electrode, as shown in Fig. 1. Fig. 1(a) shows a schematic illustration of the tri-gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET. To demonstrate the narrow tri-gate channel clearly, a SEM image of the fabricated device before gate metal deposition is provided in Fig. 1(b). The LFN measurement obtained RTS noise through a low-noise current preamplifier (SR570) by applying DC bias to the gate and drain with a parameter analyzer (4155B). Next, 1/f noise was measured through the vector-signal analyzer (89410A) to convert RTS noise from the following time domain to the frequency domain.

# 3. Low-frequency noise characterization

Fig. 2 illustrates the depth profile of trap along the vertical direction in the Al<sub>2</sub>O<sub>3</sub>/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> gate stack obtained by using LFN measurement. The LFN includes thermal noise, which is the random thermal motion of electrons. The power spectral density (PSD) of the thermal noise current is given as follows (1):

$$S_{ID} = \frac{4kT}{R} \tag{1}$$

where *T* is temperature, *k* is Boltzmann's constant, and *R* is the resistance [11]. The PSD follows a 1/*f*-shape, which is caused by the trapping and de-trapping of channel charges to and from the traps in the gate dielectric. Therefore, the vertically spatial distribution of traps can be quantitatively mapped and the depth profile before and after the bias stress can be compared. The carrier number fluctuation (CNF) correlated with carrier mobility fluctuation (CMF) is one of the mechanisms of the LFN. It is based on the interaction between traps in a gate dielectric and carriers in the channel [11]. The noise signal is mainly attributed to the trapping/de-trapping events caused by the tunneling of charge carriers into and from the traps, which are located near the interface of the gate dielectric and channel. The normalized PSD of drain current ( $S_{ID}/I_D^2$ ) according to the CNF and CMF model is expressed as follow (2):

$$\frac{S_{D}}{I_D^2} = \left(1 + \alpha_{sc}\mu_{eff}C_{ox}\frac{I_D}{g_m}\right)^2 \left(\frac{g_m}{I_D}\right)^2 SVFB,\tag{2}$$

where  $\alpha_{\rm sc}$  is the Coulomb scattering coefficient,  $g_{\rm m}$  is the transconductance (defined as  $\partial I_{\rm D}/\partial V_{\rm G}$ ) [11].  $S_{\rm VFB}$  is the flat-band voltage noise PSD is given as follows (3):

$$S_{VFB} = \frac{q^2 k T \lambda N_T}{W L C_{OX}^2 f}$$
(3)

where  $N_{\rm T}$  is the trap density and  $\lambda$  is the tunneling attenuation length in the gate dielectric (0.1 nm for Al<sub>2</sub>O<sub>3</sub>) [11].

The gate voltage noise spectrum can calculate the physical distance dependence of the  $N_{\rm T}$  from the frequency *f*, which is expressed as follows (4):

$$x = \lambda \ln\left(\frac{1}{2\pi f \tau_0}\right) \tag{4}$$

where  $\tau_0$  is the characteristic time constant, which is usually taken as  $10^{-10}$  sec [11]. Note that  $\tau$  is the tunneling time constant and is defined as  $1/2\pi f$ .  $\tau$  is determined by the physical distance (*x*) of a trap perpendicular to the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/Al<sub>2</sub>O<sub>3</sub> interface. Because the PSD of referred-input gate voltage noise ( $S_{VG}$ ) is defined as  $S_{ID}/g_m^2$ ,  $N_T$  can be extracted from the frequency-dependent  $S_{VG}$ .

# 4. Experimental results

Fig. 3(a) and (b) show the measured  $I_{\rm D}$ - $V_{\rm G}$  and  $I_{\rm D}$ - $V_{\rm D}$  characteristics from the fabricated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET. The characteristics before and after the PBS were compared. The detailed PBS conditions are  $V_{\rm G}$  of 4.5 V,  $V_{\rm D}$  =  $V_{\rm S}$  = ground and stress time of 1000 sec. Such PBS induces  $N_{\rm T}$  in the Al<sub>2</sub>O<sub>3</sub> gate dielectric. It interacts with the channel carriers, provokes mobility degradation, and results in decreasing  $I_{\rm ON}$ . On the other hand,  $N_{\rm T}$  causes additional parasitic capacitance, degrades the *SS*, and shifts the threshold voltage ( $V_{\rm T}$ ). As a consequence, three representative device parameters,  $I_{\rm ON}$ , *SS*, and  $V_{\rm T}$ , were degraded by the PBS, as shown in Fig. 3.

In order to quantitatively extract N<sub>T</sub>, LFN analyses were conducted. As shown in Fig. 4(a) and (b), the PSD was measured at the initial state and after PBS damage [22]. A normalized value of drain-current PSD follows a 1/f-shape in a frequency range of 10 Hz to 1610 Hz. The  $V_{\rm T}$  is extracted via linear extrapolation method and was negatively shifted from the initial data to 2.3 V and to 1.5 V after PBS. At  $V_{\rm G} = V_{\rm T} + 2$  V, the level of the PSD with PBS is two orders higher than that without PBS. It is important to evaluate how well the measured data correlate with the noise model prior to the LFN characterization. The normalized PSD values multiplied by frequency and  $g_m^2/I_D^2$  were overlaid as a function of  $I_{\rm D}$  before and after PBS at 10, 100, and 1000 Hz, as shown in Fig. 5 (a) and (b). In the weak inversion region, the normalized PSD values are well correlated with the  $g_m^2/I_D^2$  values, verifying that the noises can be ascribed to the CNF. In the strong inversion region, the parasitic resistance effect  $(R_{SD})$  arising from the source and drain contacts becomes larger [23]. Therefore, the normalized PSD values at higher  $I_{\rm D}$  deviate from the  $g_m^2/I_D^2$  values.  $N_T$  values along with the vertical depth direction were extracted from the measured PSD values, as shown in Fig. 6. The level of  $N_{\rm T}$  after PBS is always above that before PBS (initial) regardless



Fig. 1. (a) Cross-sectional schematic along the channel width direction. (b) SEM image of the fabricated device after RIE etching.



Fig. 2. Cross-sectional view of a gate stack and PSD for varied f and its corresponding x, which is the distance from the interface and is extracted from Equation (2) as a function of f.



Fig. 3. Measured characteristics from the fabricated β-Ga<sub>2</sub>O<sub>3</sub> FETs. (a) Comparison of I<sub>DS</sub>-V<sub>GS</sub> with and without PBS. (b) Compared I<sub>DS</sub>-V<sub>DS</sub> for with and without PBS.



**Fig. 4.** Normalized drain-current PSD  $(S_{\rm ID}/I_{\rm D}^2)$  as a function of *f*: (a) Initial state and (b) after PBS.

of the depth position (*x*). In particular, the amount of traps increases with a deeper *x*. This implies that injected carriers gain higher energy by PBS as *x* becomes farther from the interface. The extracted oxide trap and interface trap ( $D_{it}$ ) [8] densities before and after PBS is summarized in Table 1.

# 5. Conclusion

The spatial trap distribution ( $N_T$ ) in an Al<sub>2</sub>O<sub>3</sub> gate dielectric of a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET with a 3-D tri-gate structure was characterized along the depth direction by analyzing the measured characteristics of low-frequency noise (LFN). It was confirmed that  $N_T$  was increased by positive-bias stress (PBS) and became non-uniformly distributed. The incremental tendency of  $N_T$  with a deeper position in the Al<sub>2</sub>O<sub>3</sub> arises



**Fig. 5.** Normalized drain-current noise PSD multiplied by frequency  $(f \times S_{ID}/I_D^2; \text{ symbols})$  at 10 Hz and  $(g_m^2/I_{DS}^2; \text{ solid line})$  as a function of drain-current  $(I_D)$ : (a) Initial state and (b) after PBS.



**Fig. 6.** Comparison of extracted trap density from PSD values between initial state and after PBS under  $V_{\rm G} = V_{\rm T} + 2$  V (Strong inversion region).

Table	1
-------	---

Extracted Trap Density before and after PBS.

	$N_{\rm T}  [{\rm cm}^{-3} {\rm eV}^{-1}]$	$D_{\rm it}  [{\rm cm}^{-2} {\rm eV}^{-1}]$
before PBS after PBS	$\begin{array}{c} {\sim}2\times10^{21} \\ {\sim}2\times10^{22} \end{array}$	$\begin{array}{l} {\sim}8\times10^{11}\\ {\sim}7\times10^{12} \end{array}$

from higher stress voltage applied to the gate. This work can pave the way to advance devices based on a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> channel via characterizing  $N_{\rm T}$  to explore optimal gate dielectrics.

## CRediT authorship contribution statement

Hagyoul Bae: Conceptualization, Data curation, Formal analysis, Funding acquisition, Investigation, Methodology, Resources, Supervision, Visualization, Writing – original draft, Writing – review & editing. Geon Bum Lee: Investigation, Formal analysis, Writing – original draft, Writing – review & editing. Jaewook Yoo: Investigation, Visualization, Writing – review & editing. Khwang-Sun Lee: Formal analysis, Methodology. Ja-Yun Ku: Formal analysis, Investigation, Methodology. Kihyun Kim: Formal analysis, Resources. Jungsik Kim: Investigation, Software. Peide D. Ye: Investigation, Methodology, Supervision. Jun-Young Park: Data curation, Investigation, Writing – original draft. Yang-Kyu Choi: Formal analysis, Investigation, Supervision, Validation, Writing – original draft.

# Declaration of competing interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

# Data availability

No data was used for the research described in the article.

# Acknowledgments

This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIT) (2022R1F1A1071914), in part by the IC Design Education Center (IDEC), in part by the Nano-Material Technology Development Program (2009-0082580) through the National Research Foundation (NRF) of Korea funded by the Ministry of Science, in part by the Regional Innovation System (RIS) of Jeonbuk National University funded by the Ministry of Education, in part by the Regional Innovation Strategy (RIS) through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (MOE) under Grant 2021RIS-001, and in part by the National Research Foundation of Korea (NRF) through the Korea Government under Grant 2020M3H2A1076786.

## References

- Higashiwaki M, Sasaki K, Kuramata A, Masui T, Yamakoshi S. Gallium oxide (Ga2O3) metal-semiconductor field-effect transistors on single-crystal β-Ga2O3 (010) substrates. Appl Phys Lett 2012;100(1):013504. https://doi.org/10.1063/ 1.3674287.
- [2] Sasaki K, Higashiwaki M, Kuramata A, Masui T, Yamakoshi S. MBE grown Ga<sub>2</sub>O<sub>3</sub> and its power device applications. J Cryst Growth 2013;378:591–5. https://doi. org/10.1016/j.jcrysgro.2013.02.015.
- [3] Higashiwaki M, Sasaki K, Kamimura T, Hoi Wong M, Krishnamurthy D, Kuramata A, et al. Depletion-mode Ga2O3 metal-oxide-semiconductor field-effect transistors on β-Ga2O3 (010) substrates and temperature dependence of their device characteristics. Appl Phys Lett 2013;103(12):123511. https://doi.org/ 10.1063/1.4821858.
- [4] Tomm Y, Reiche P, Klimm D, Fukuda T. Czochralski grown Ga<sub>2</sub>O<sub>3</sub> crystals. J Cryst Growth 2000;220(4):510–4. https://doi.org/10.1016/S0022-0248(00)00851-4.
- [5] Zhou H, Si M, Alghamdi S, Qiu G, Yang L, Ye PD. High-Performance Depletion/ Enhancement-ode β-Ga2O3 on Insulator (GOOI) Field-Effect Transistors With Record Drain Currents of 600/450 mA/mm. IEEE Electron Device Lett 2016;38(1): 103–6. https://doi.org/10.1109/LED.2016.2635579.
- [6] Noh J, Alajlouni S, Tadjer MJ, Culbertson JC, Bae H, Si M, et al. High performance //-Ga<sub>2</sub>O<sub>2</sub> nano-membrane field effect transistors on a high thermal conductivity diamond substrate. IEEE J Electron Devices Soc 2019;7:914–8. https://doi.org/ 10.1109/JEDS.2019.293369.
- [7] Ma J, Yoo G. Surface Depletion Effect on Negative Bias Stress Instability of β-Ga<sub>2</sub>O<sub>3</sub> (100) Nanomembrane FETs. Jpn J Appl Phys. 2019;58:SBBD01. https://doi.org/ 10.7567/1347-4065/aaf7fc.
- [8] Bae H, Noh J, Alghamdi S, Si M, Ye PD. Ultraviolet Light-Based Current-Voltage Method for Simultaneous Extraction of Donor-and Acceptor-Like Interface Traps in β-Ga2O3 FETs. IEEE Electron Device Lett 2018;39(11):1708–11. https://doi.org/ 10.1109/LED.2018.2871801.

#### H. Bae et al.

- [9] Ma J, Lee O, Yoo G. Abnormal Bias-Temperature Stress and Thermal Instability of β-Ga<sub>2</sub>O<sub>3</sub> Nanomembrane Field-Effect Transistor. IEEE J Electron Devices Soc 2018; 6:1124–8. https://doi.org/10.1109/JEDS.2018.2868905.
- [10] Jiang Z, Wei J, Lv Y, Wei Y, Wang Y, Lu J, et al. Nonuniform Mechanism for Positive and Negative Bias Stress Instability in MOSFET. IEEE Trans Electron Devices 2022;69(10).
- [11] Haartman M, Östling M. Low-Frequency Noise in Advanced MOS Devices. Springer Science & Business Media; 2007.
- [12] Bae H, Nam SG, Moon T, Lee Y, Jo S, Choe D-H, Kim S, Lee K-H, Heo J. Sub-ns Polarization Switching in 25nm FE FinFET toward Post CPU and Spatial-Energetic Mapping of Traps for Enhanced Endurance. IEDM Tech. Dig. 2020:31.3.1-33.3.4. https://doi.org/10.1109/IEDM13553.2020.9372076.
- [13] Kim D-H, Lim SK, Bae H, Kim C-K, Lee S-W, Seo M, et al. Quantitative Analysis of Deuterium Annealing Effect on Poly-Si TFTs by Low Frequency Noise and DC I-V Characterization. IEEE Trans Electron Devices 2018;65(4):1640–4. https://doi. org/10.1109/TED.2018.2805316.
- [14] Jeong U-S, Kim C-K, Bae H, Moon D-I, Bang T, Choi J-M, et al. Investigation of Low-Frequency Noise in Nonvolatile Memory Composed of a Gate-All-Around Junctionless Nanowire FET. IEEE Trans Electron Devices 2016;63(5):2210–3. https://doi.org/10.1109/TED.2016.2542924.
- [15] Conrad N, Si M, Shin SH, Gu JJ, Zhang J, Alam MA, Ye PD. Low-Frequency Noise and RTN on Near-Ballistic III–V GAA Nanowire MOSFETs. IEDM Tech. Dig. 2014: 20.1.1-1.4. https://doi.org/ 10.1109/IEDM.2014.7047086.
- [16] Grasser T. Stochastic Charge Trapping in Oxides: From Random Telegraph Noise to Bias Temperature Instabilities. Microelectron Reliab 2012;52(1):39–70. https:// doi.org/10.1016/j.microrel.2011.09.002.

- [17] Hung KK, Ko PK, Hu C, Cheng YC. A Unified Model for the Flicker Noise in Metal-Oxide-Semiconductor Field-Effect Transistors. IEEE Trans Electron Devices 1990; 37(3):654–65. https://doi.org/10.1109/16.47770.
- [18] Fleetwood DM. Total-Ionizing-Dose Effects, Border Traps, and 1/f Noise in Emerging MOS Technologies. IEEE Trans Nucl Sci 2020;67(7):1216–40. https:// doi.org/10.1109/TNS.2020.297861.
- [19] Ghibaudo G, Roux O, Nguyen-Duc C, Balestra F, Brini J. Improved Analysis of Low Frequency Noise in Field-Effect MOS Transistors. Physica Status Solidi(a) 1991;124 (2):571–81. https://doi.org/10.1002/pssa.2211240225.
- [20] Bae H, Park TJ, Noh J, Chung W, Si M, Ramanathan S, et al. First Demonstration of Robust Tri-Gate β-Ga<sub>2</sub>O<sub>3</sub> Nano-Membrane Field-Effect Transistors. Nanotechnology 2021;33(12):125201. https://doi.org/10.1088/1361-6528/ ac3f11.
- [21] Bae H, Lee K-S, Ye PD, Park J-Y. Current Annealing to Improve Drain Output Performance of β-Ga<sub>2</sub>O<sub>3</sub> Field-Effect Transistor. Solid State Electron 2021;185: 108134. https://doi.org/10.1016/j.sse.2021.108134.
- [22] Mativenga M, Seok M, Jang J. Gate Bias-Stress Induced Hump-Effect in Transfer Characteristics of Amorphous-Indium-Galium-Zinc-Oxide Thin-Film Transistors with Various Channel Widths. Appl Phys Lett 2011;99(12):122107. https://doi. org/10.1063/1.3641473.
- [23] Lee SW, Bang T, Kim CK, Hwang KM, Jang BC, Moon DI, et al. Comprehensive Study on the Relation Between Low-Frequency Noise and Asymmetric Parasitic Resistances in a Vertical Pillar-Type FET. IEEE Electron Device Lett 2017;38(8): 1008–11. https://doi.org/10.1109/LED.2017.2718032.